An FPGA-Based Ultra-High-Speed Object Detection Algorithm with Multi-Frame Information Fusion
نویسندگان
چکیده
منابع مشابه
An ultra-high-speed FPGA based digital correlation processor
This paper presents an ultra-high-speed correlation processor for FPGA (Field-Programmable Gate Array) which is based on MDF (multiplepath delay feedback) pipelined FFT (fast Fourier transform) architecture. In order to decrease the resource cost and processing delay, the FFT processor is based on DIF (Decimation in Frequency) decomposition method, and the IFFT processor is based on DIT (Decima...
متن کاملFpga-based High Speed Blowfish Algorithm
Nowadays, security has become essential element of all systems and applications, due to the rapid growth of information and communication technology. In this context, high speed and high volume secure communications have been a high priority and challenging research area in both fields of mathematics and engineering. In this paper, we present high speed hardware architecture of Blowfish cryptog...
متن کاملA high-speed algorithm for elliptical object detection
A high-speed method for elliptical object location is proposed. Through the use of the geometric symmetry, it first locates the centers of elliptical objects and classifies the boundary points. Then, each point possible on an elliptical object boundary is used to obtain the remaining three parameters of the elliptical object. Since each boundary point is at most transformed to one point on the ...
متن کاملFPGA-Based Multi-Focus Image Fusion Techniques
Image fusion is a process which combines the data from two or more source images from the same scene to generate one single image containing more precise details of the scene than any of the source images. Among many image fusion methods like averaging, principle component analysis and various types of Pyramid Transforms, Discrete cosine transform, Discrete Wavelet Transform special frequency a...
متن کاملFPGA-Based High-Speed Authenticated Encryption System
The Advanced Encryption Standard (AES) running in the Galois/Counter Mode of Operation represents a de facto standard in the field of hardware-accelerated, block-cipher-based high-speed authenticated encryption (AE) systems. We propose hardware architectures supporting the Ethernet standard IEEE 802.3ba utilizing different cryptographic primitives suitable for AE applications. Our main design g...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Sensors
سال: 2019
ISSN: 1424-8220
DOI: 10.3390/s19173707